UProducts > Neotion Processor 5
 
 
 



  NP4 Series
● 
NP4
● 
NP4+
● 
NP4 HD
   
  NP5 Series
● 
NP5
● 
NP5 HD
   
Others
● 
N-HUB
● 
N-Chip
   
 

The NEOTION Processor 5 (NP5) is a new processor fully optimized low cost MPEG-4 SoC silicon designed by NEOTION in 2007 and bound to be integrated in a Set Top Box as a Stand Alone Processor.

This processor enables  :

  • MPEG-4 AVC SD (NP5) or HD (NP5HD) video decoding,
  • IP-TV & PC connectivity
  • Advanced 256 colours OSD
  • A SD Cards controller for time-shifting and DVR functions
  • Advanced security elements

These MPEG-4 AVC processors solutions meet legitimate expectations from the contents editors who want, either reduce their delivery costs, or increase their audience ratings or from audiences who expect to receive an increased choice in the number of channels and more and more diversity.

The NEOTION Processor 5 conception – NP5 has begun in January 2006 and will be launch end 2007

All these ASIC integrate Neotion patented security features as well as unrivalled MPEG-4 AVC applications.


 
NP5 Features
       
 

Host CPU:
ARM 926 @ 144MHz
16K I-cache and 16K D-cache (MMU)

Video:
MPEG-4 AVC Video decoder
Main Profile up to Level 3.0
Video Processing based on several optimized DSP
PAL and NTSC Video formats
BT-656 industry standard video output to connect to video DAC

Audio (optional -supported by software-):
I²S industry standard audio interface
Supported formats : MP3, AAC, HE-AAC, MPEG-1-L2, MPEG-2

OSD:
256 colours - Full D1 (704x576)
Fast OSD Browsin

 CI:
CI slave interface (ISO/IEC EN5022) – software CI stack
CI Host interface (ISO/IEC EN5022) – software CI stack

TS Processing:
DVB CSA descrambler and Proprietary descrambler
Up to 32 TS Section Filters - Transport packet filters
MUX transport packets from 2 channels into original TS

Secured Architecture:
Code protection mechanisms – lock mechanism
DES accelerator
Smartcard controller ISO 7816-3 for CAS porting

Memory size:
SPI interface for serial flash
on-chip SRAM (64 Kbytes)
off-chip DDR DRAM (up to 64 Mbytes)

 Security:
AES (256bits) HW accelerator
Secure Silicon for Application such as Pairing (anti card sharing)
On chip OTP (DRM Ready)
DLNA Application (DTCP)

HDMI output:
Off chip HDMI (Phy + Controller)

Ethernet MAC:
10/100 BASE-T
MAC802.3 embedded - MII 802.3 bus interface
IP, UDP, RTP, RTSP, UPnP stacks

SD Card 2.0 / SD

Low Power consumption
&
Low Temperature dissipation
  english version  version française